

Semester Project

Pipelined RISC-V Processor (32-bit) with Floating-Point Units

Group Members:

Rabia Samad Afridi


Mehwish Bibi

Maria Khan

Deliverables:


- Pipelining of the RISC-V Processor (32-bit) - RV32I base ISA
- Test it using Fibonacci Sequence
- Extend it with addition of floating-point unit (FP_Add/FP_Sub, FP_Mult, FP_Div) floating point units can be taken from any open source
- Implement static scheduling with
 - Data Hazards Detection and Mitigation Support (Forwarding & Stall)
 - Control Hazards Detection and Mitigation Support (Dynamic branch prediction - Single Bit)

Design of RISC V with floating point Units




1. Pipelining of the RISCv Processor (32-bit) - RV32I base ISA


Timing diagram of Fibonacci series using pipelined architecture















RTL Schematic of pipelined architecture



Different units close up pictures









2. Extend it with addition of floating-point unit (FP_Add/FP_Sub, FP_Mult, FP_Div) floating point units
- 3.

Timing Diagram of vector addition



RTL Schematic of pipelined architecture With Floating Point Units



Added Part in Pipelined Architecture

